

Low Distortion, 750 MHz Closed-Loop Buffer Amp

AD9630*

FEATURES

Excellent Gain Accuracy: 0.99 V/V Wide Bandwidth: 750 MHz Slew Rate: 1200 V/µs

Low Distortion

-65 dBc @ 20 MHz -80 dBc @ 4.3 MHz

Settling Time 6 ns to 0.1% 8 ns to 0.02%

Low Noise: 2.4 nV/ $\sqrt{\text{Hz}}$ Improved Source for CLC-110


APPLICATIONS IF/Communications Impedance Transformations **Drives Flash ADCs** Line Driving

General Description

The AD9630 is a monolithic buffer amplifier that utilizes innovative (patent pending) closed-loop design techniques to achieve exceptional gain accuracy, wide bandwidth, and low distortion. Slew rate limiting has been overcome as indicated by the 1200 V/µs slew rate; this improvement allows the user greater flexibility in wideband and pulse applications. The second harmonic distortion terms for an analog input tone of 4.3 MHz and 20 MHz are -80 dBc and -66 dBc, respectively. Clearly, the AD9630 establishes a new standard by combining in one part outstanding dc and dynamic performance.

The large signal bandwidth, low distortion over frequency, and drive capabilities of the AD9630 make the buffer an ideal flash ADC driver. The AD9630 provides better signal fidelity than many of the flash ADCs that it has been designed to drive.

PIN CONFIGURATION




NOTE: FOR BEST SETTLING TIME PERFORMANCE USE OPTIONAL POWER SUPPLIES. ALL SPECIFICATIONS ARE BASED ON USING SINGLE ±VS CONNECTIONS EXCEPT FOR SETTLING TIME TO 0.02% AND SMALL SIGNAL S21. CONSULT THE FACTORY FOR VERSIONS WITH OPTIONAL POWER SUPPLY PINS DISCONNECTED INTERNAL TO THE PACKAGE.

Other applications which require increased current drive at unity voltage gain such as cable driving benefit from the AD9630's performance.

The AD9630 is available in Plastic DIP (N), Ceramic DIP (Q), and SOIC (R). Consult with the factory concerning availability of MIL-STD-883 parts. Die are dc tested at +25°C.

DIE LAYOUT Die Dimensions 60×50×15 mils



*Patent(s) Pending

AD9630—SPECIFICATIONS

ABSOLUTE MAXIMUM RATINGS ¹	Lead Soldering Temperature (10 sec) +300°C
Supply Voltages $(\pm V_S) \dots \pm 7 V$	Storage Temperature
Continuous Output Current ²	AD9630AN/AR/AQ
Temperature Range over Which Specifications Apply	Junction Temperature ³
AD9630AN/AR/AQ $\dots -40^{\circ}$ C to $+85^{\circ}$ C	AD9630AN/AR+150°C

ELECTRICAL CHARACTERISTICS (unless otherwise noted, $\pm V_S = \pm 5$ V; $R_{IN} = 50 \Omega$, $R_{LOAD} = 100 \Omega$)

			Test	AD9630AN/AR/AQ			
Parameter	Conditions	Temp	Level	Min	Typ	Max	Units
OC SPECIFICATIONS Output Offset Voltage Offset Voltage TC Input Bias Current Bias Current TC Input Resistance Input Resistance Input Capacitance Gain Gain Output Voltage Range Output Current (50 Ω Load) Output Current (50 Ω Load) Output Impedance PSRR	$V_{OUT} = 2 \text{ V p-p}$ $V_{OUT} = 2 \text{ V p-p}$ At dc $\Delta V_{S} = \pm 5\%$	+25°C Full +25°C Full +25 to T _{max} T _{min} +25°C +25 to T _{max} T _{min} Full +25 to T _{max} T _{min} Full +25 to T _{max} T _{min} Full +25°C Full	I IV II VI	-8 -40 -25 -100 300 150 0.983 0.980 +3.2 50 40	±3 ±8 ±2 ±20 450 250 1.0 0.990 0.985 ±3.6	+8 +40 +25 +100	$\begin{array}{c} mV \\ \mu V/^{\circ}C \\ \mu A \\ nA/^{\circ}C \\ k\Omega \\ k\Omega \\ pF \\ V/V \\ V/V \\ V/V \\ V \\ mA \\ mA \\ \Omega \\ dB \\ \end{array}$
DC Nonlinearity	±2 V Full Scale	+25°C	V		0.03		%
FREQUENCY DOMAIN Bandwidth (-3 dB) Small Signal Small Signal Large Signal Large Signal Output Peaking Output Rolloff Group Delay Linear Phase Deviation 2nd Harmonic Distortion 3rd Harmonic Distortion Spectral Input Noise Voltage Integrated Output Noise	$\begin{array}{c} V_{\rm O}{\leq}0.7~V~p{-}p\\ V_{\rm O}{\leq}0.7~V~p{-}p\\ V_{\rm O}{=}5~V~p{-}p\\ V_{\rm O}{=}5~V~p{-}p\\ {\leq}200~MHz\\ {\leq}200~MHz\\ {dc~to~150~MHz}\\ {dc~to~150~MHz}\\ {dc~to~150~MHz}\\ {2~V~p{-}p;~4.3~MHz}\\ {2~V~p{-}p;~50~MHz}\\ {2~V~p$	T_{\min} to 25 T_{\max} T_{\min} to 25 T_{\max} Full Full +25°C +25°C Full Full Full Full Full Full Full T_{\min} to +25 T_{\max} +25°C +25°C	II II V V II II V IV IV IV IV IV IV IV V V V	400 330	750 550 120 105 0.4 0 0.7 0.7 -80 -66 -52 -86 -75 -47 -46 2.4 32	1.2 0.3 -73 -58 -43 -79 -68 -41 -40	MHz MHz MHz dB dB ns Degrees dBc dBc dBc dBc dBc dBc dBc dBc
TIME DOMAIN Slew Rate Rise/Fall Time Overshoot Amplitude	$V_{OUT} = 5 \text{ V Step}$ $V_{OUT} = 1 \text{ V Step}$ $V_{OUT} = 1 \text{ V Step}$ $V_{OUT} = 5 \text{ V Step}$ $V_{OUT} = 5 \text{ V Step}$ $V_{OUT} = 5 \text{ V Step}$ $V_{OUT} = 2 \text{ V Step}$	$\begin{array}{c} +25^{\circ}\mathrm{C} \\ +25^{\circ}\mathrm{C} \\ T_{\mathrm{min}} \text{ to } T_{\mathrm{max}} \\ +25^{\circ}\mathrm{C} \\ T_{\mathrm{min}} \text{ to } T_{\mathrm{max}} \\ \mathrm{Full} \end{array}$	IV IV IV IV IV	700	1200 1.1 1.3 4.2 5.0 2	1.7 1.9 5.7 6.5	V/µs ns ns ns ns %
Settling Time To 0.1% To 0.1% To 0.02% To 0.02% To 0.02% Differential Gain Differential Phase	$V_{OUT} = 2 \text{ V Step}$ $V_{OUT} = 2 \text{ V Step}$ $V_{OUT} = 2 \text{ V Step}$ $V_{OUT} = 2 \text{ V Step}$ 4.4 MHz 4.4 MHz	T _{min} to +25 T _{max} T _{min} to +25 T _{max} +25°C +25°C	IV IV V V V		6 7 8 12 0.015 0.025	10 12	ns ns ns ns % Degree
$\begin{array}{c} \text{SUPPLY CURRENTS} \\ V_{\text{CC}} \ (+I_S) \\ V_{\text{EE}} \ (-I_S) \end{array}$	$V_{CC} = +5 \text{ V}$ $V_{EE} = -5 \text{ V}$	Full Full	II		19 19	26 26	mA mA

NOTES

Absolute maximum ratings are limiting values to be applied individually, and beyond which the serviceability of the circuit may be impaired. Functional operability is not necessarily implied. Exposure to absolute maximum rating conditions for an extended period of time may affect device reliability. Output is short-circuit protected to ground, but not to supplies. Prolonged short circuit to ground may affect device reliability.

³Typical thermal impedances (part soldered onto board): Mini-DIP (N): $\theta_{JA} = 110^{\circ}\text{C/W}$; $\theta_{JC} = 30^{\circ}\text{C/W}$; SOIC (R): $\theta_{JA} = 150^{\circ}\text{C/W}$; $\theta_{JC} = 50^{\circ}\text{C/W}$; Cerdip (Q): $\theta_{JA} = 110^{\circ}\text{C/W}$; $\theta_{JC} = 20^{\circ}\text{C/W}$.

 4 Short-term settling with 50 Ω source impedance.


EXPLANATION OF TEST LEVELS

Test Level

- I 100% Production tested.
- II 100% Production tested at +25°C and sample tested at specified temperatures. AC testing of AN and AR grades done on sample basis only.
- III Sample tested only.
- IV Parameter is guaranteed by design and characterization testing.
- V Typical value.
- VI S versions are 100% production tested at temperature extremes. Other grades are sample tested at extremes.

ORDERING GUIDE

Model	Temperature Range	Package Description	Package Option
AD9630AN	-40°C to +85°C	8-Pin Plastic	N-8
AD9630AR	-40° C to $+85^{\circ}$ C	8-Pin SOIC DIP	R-8
AD9630AQ	-40° C to $+85^{\circ}$ C	8-Pin Cerdip	Q-8
AD9630 Chips	+25°C	Dice	



AD9630 Burn-In Circuit

THEORY OF OPERATION

The AD9630 is a wide-bandwidth, closed-loop, unity-gain buffer which makes use of a new voltage-feedback architecture (Patent Pending). This architecture brings together wide bandwidth and high slew rate along with exceptional dc linearity. Most previous wide bandwidth buffers achieved their bandwidth by utilizing an open-loop topology which sacrificed both dc linearity and frequency distortion when driven into low load impedances. The design's high loop correction factor radically improves dc linearity and distortion characteristics without diminishing bandwidth. This, in combination with high slew rate, results in exceptionally low distortion over a wide frequency range.

The AD9630 is an excellent choice to drive high speed and high resolution analog-to-digital Converters. Its output stage is designed to drive high speed flash converters with minimal or no series resistance. A current booster built into the output driver helps to maintain low distortion.

Parasitic or load capacitance (>7 pF) connected directly to the AD9630 output will result in frequency peaking. A small series resistor ($R_{\rm S}$) connected between the buffer output and capacitive load will negate this effect. Figure 1 shows the optimal value of $R_{\rm S}$ as a function of $C_{\rm L}$ to obtain the flattest frequency response. Figure 2 illustrates frequency response for various capacitive loads utilizing the recommended $R_{\rm S}$.




Figure 1. Recommended R_S vs. C_L




Figure 2. Frequency Response vs. C_L with Recommended R_S

In pulse mode applications, with R_S equal to approximately 12 ohms, capacitive loads of up to 50 pF can be driven with minimal settling time degradation.


REV. A -3-

AD9630

The output stage has short circuit protection to ground. The output driver will shut down if more than approximately 130 mA of instantaneous sink or source current is reached. This level of current ensures that output clipping will not result when driving heavy capacitive loads during high slew conditions. Though average load currents above 70 mA may reduce device reliability.

LAYOUT CONSIDERATIONS

Due to the high frequency operation of the AD9630 attention to board layout is necessary to achieve optimum dynamic performance. A two ounce copper ground plane on the top side of the board is recommended; it should cover as much of the board as possible with appropriate openings for supply decoupling capacitors as well as for load and source termination resistors. (See Figure 3.)



*SEE PINOUTS **SEE FIGURE 1

Figure 3. AD9630 Application Circuit

achieved with surface mount $0.1 \mu F$ supply decoupling ceramic chip capacitors mounted within 50 mils of the corresponding device pins with the other side soldered directly to the ground plane. For best high resolution (<0.02%) settling times, the optional power supply pins should be decoupled as shown above. If the optional power supply pins are not used, they should be left open.

If surface mount capacitors cannot be used, radial lead ceramic

Optimum settling time and ac performance results will be


If surface mount capacitors cannot be used, radial lead ceramic capacitors with leads less than 30 mils long are recommended. Low frequency power supply decoupling is necessary and can be accomplished with 4.7 μF tantalum capacitors mounted within 0.5 inches of the supply pins. Due to the series inductance of these capacitors interacting with the 0.1 μF capacitors and power supply leads, high frequency oscillations might appear on the device output. To avoid this occurrence, the power supply leads should be tightly twisted (if appropriate). Ferrite beads mounted between the tantalum and ceramic capacitors will serve the same purpose.

All unused pins (except the optional power supply pins) should be connected to ground to reduce pin-to-pin capacitive coupling and prevent external RF interference. If the source and drive electronics require "remote" operation (> 1 inch from the AD9630), the PC board line impedances should be matched with the buffer input and output resistances. Basic micro strip techniques should be observed. $R_{\rm IN}$ and $R_{\rm S}$ should be connected as close to the AD9630 as possible.

With only minimal pulse overshoot and ringing, the AD9630 can drive terminated cables directly without the use of an output termination resistor ($R_{\rm S}$). Termination resistors ($R_{\rm S}$ and $R_{\rm IN}$) can be either standard carbon composition or microwave type. For matching characteristic impedances, precision microwave resistor of 1% or better tolerance are preferred.


The AD9630 should be soldered directly to the PC board with as little vertical clearance as possible. The use of zero insertion sockets is strongly discouraged because of the high effective pin inductances. Use of this type socket will result in peaking and possibly induce oscillation. Consult the factory about the availability of an evaluation board, AD9630/PCB.

Typical Performance Curves




-4-

REV. A




REV. A -5-

AD9630



Harmonic Distortion $V_{OUT} = 4 V p-p$




Harmonic Distortion $V_{OUT} = 2 V p-p$


OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).


Cerdip (Q) Package Drawing



Plastic DIP (N) Package Drawing



SOIC (R) Package Drawing



Ceramic Gull-Wing (Z) Package Drawing

